Software Defined Radio (SDR) is an emerging field in the area of Digital Communications. The ever growing interest in SDR systems lies in the fact that it can provide multi-standard architecture. This paper describes a dynamically reconfigurable architecture of an SDR system on a Model Based Development (MBD) platform which is a new approach and saves a considerable amount of time in design, testing and implementation. In this work, four modulation schemes are chosen for this application of SDR namely BPSK, QPSK, 16-QAM, 256-QAM. The paper describes the implementation of these four modulation / demodulation schemes on an MBD platform. The receiver in this architecture is made intelligent enough to determine which modulation scheme the transmitter is transmitting and switches on to the corresponding demodulation scheme. Finally the results obtained are presented in graphical form.
INTRODUCTION
Software Defined Radio is a general hardware / software platform which supports inter-communication between systems using different wireless communication standards. The basic idea of an ideal software defined radio receiver is to digitize the received signal using high-speed analog-to-digital converters (ADCs) and to process it by sophisticated programmable system consisting of reconfigurable hardware in the form of high speed Field Programmable Gate Arrays (FPGAs) and Digital Signal Processors (DSPs) [1] .
In an SDR system most of the radio receiver/processor functions would be defined by user written software programs to be run on a General Purpose Programmable Processor rather than the functions being implemented strictly in non programmable hardware. With the advances made in the semiconductor technology, future wireless baseband processors move towards Multiprocessor System-On-Chip (MP SoCs) which integrate heterogeneous processing elements tailored for different processing tasks. MP SoCs offer high performance, re-configurability and energy efficiency [2, 3] .
In order to meet the high computation and adaptability requirements, multi-core platform has been widely used for the advances in SDR systems due to their high performance of signal processing. As compared to single core processor, a multi-core processor is not that fast enough but has the ability to perform more efficiently by handling more work in parallel [4] . It may be noted that the work being reported in the current paper uses an SDR platform which has a System-onChip comprising a TI DSP 64x+ and an ARM 9 General Purpose Processor (GPP).
SDR systems concept is to replace most of the analog signal processing with digital signal processing to provide flexibility through reconfiguration in future transceivers. The long term objectives of SDR systems lie in things such as the wideband antenna, efficient power amplification of a multi-standard signal, wide band analog-to-digital conversion (ADCs) etc. Initially, the idea in SDR systems was to place the ADCs right after the antenna in order to achieve higher overall flexibility. However, this demands a very high speed ADC in the range of Giga Samples per second which is practically not feasible and an ADC of this speed is not currently available in the market. Hence, an Intermediate Frequency (IF) stage is kept after the antenna to bring down the frequency to workable range which can be handled by the commercially available ADCs. [5 -9] .
The scarcity of spectrum has become a major bottleneck of the development of next generation communication systems. To counteract this problem the concept of SDR system was introduced. SDR is an intelligent wireless communication system where the wireless system changes its parameters for transmission or reception to communicate efficiently. This active alteration in parameters more frequently called dynamic reconfiguration is based on several factors in radio environment such as the frequency spectrum, behavior of the user and state of the network [10] .
Research on modulation classification (MC) has been carried out for at least two decades. These are considered as important radio techniques for reconfigurable radio convergence in mobile systems and, have recently attracted interest due to their capabilities of replacing several receivers with one universal receiver. The advent of realizable SDR systems allows the implementation of creative transceiver designs, which can dynamically adapt to the communications channel and user applications. One such transceiver design involves a receiver that automatically determines the modulation scheme used in an incoming signal [11] , and this demonstrates the flexibility of the SDR system.
Recently various forms of telecommunication services are beginning to extend more intelligent communications. Most of the system functions including wide-band digital filter, directly digital frequency synthesizing, digital down conversion, modulation and demodulation, coding etc. are accomplished by software in an SDR system [12] .
Today the wireless communication systems are statically specified by their built in link and physical layer functions. Up until now, the dedicated DSPs have been well known technology associated with the development of SDR systems. However the implementation complexity and cost increases when the digitization of the signal is as close as possible to the antenna. With the recent growth in demand for cellular services and the proliferation of micro and pico-cells, there is an urge to reduce the cost of the base stations. For this reason there is an increasing interest in the SDR systems. The main idea behind SDR systems is that to employ a wideband ADC and all subsequent processing is implemented digitally. By deploying SDR systems we can reduce substantially the cost of the base stations, since a single transceiver is required instead of a transceiver for each channel. Moreover, the flexibility of the base stations is increased in the sense that it can be programmed for different existing standards and for future standards [13, 14] .
Present technologies oblige their users to buy a particular device for each type of communication standard, and the operators have to deploy base stations for each system. These circumstances require users to switch from one cellular standard to another. For this case, emerging multi-standard multi-bands, multi-modes and multi-protocols systems have been deployed. Therefore, SDR systems can serve as the fundamental technology. The present work on SDR systems includes hardware adaptability by the software means that is incorporated by downloading the necessary software from the network and installing. Thus SDR is the mechanism supporting system rebuild on request [15] .
Component software technology for maximizing software reuse is greatly helpful to overcome the extreme complexity of embedded software and reduce time-to-market. The SDR system has adopted SCA (Software Communication Architecture) of the JTRS (Joint Tactical Radio System) as the standard structure of SDR embedded systems. The SCA also provides a flexible environment for integrating hardware and software written in various languages by adopting Common Object Request Broker Architecture (CORBA) as its base middleware. The SCA specification establishes and implementation-independent framework with baseline requirements for the development of JTRS SDR systems. The requirement includes both interface and behavioral specifications that ensure maintenance, portability and configurability across vendor platforms [16, 17] .
Keeping in view of all these challenges faced in the design of a feasible SDR the authors have proposed a design of an SDR transceiver where different modulation schemes, namely BPSK,4,16,256-QAM, are transmitted in turn and the receiver is made intelligent enough to correctly choose the DeModulation scheme automatically. This is a good example of dynamic reconfiguration which is one of the requirements of the SDR transceiver. Section 2 describes SDR Architecture; Section 3 illustrates the very new type of design and development of Communication 
SOFTWARE RADIO ARCHITECTURES 2.1 Ideal Software Defined Radio
The ideal SDR system is given in Fig. 1 . In this architecture the digital part of the receiver is placed as close to the antenna as possible. However, due to implementation constraints the ideal SDR system is not feasible [5] .
Feasible SDR Architecture
A feasible SDR or practical SDR is one in which there is an IF stage between the RF and the base-band. This is depicted in Fig. 2 . The IF is responsible to bring down the frequency which can be easily sampled by an ADC of about 125 Msps. This receiver is divided into two parts, Analog Front End (AFE) and Digital Front End (DFE). The AFE shifts the frequency from RF to IF with which the ADC has to act upon. The DFE is that part of the SDR which is used to perform all the functions digitally which is done by conventional radio receiver in analog form. For this to be practical, the DFE should be very high speed digital circuit. Fortunately, DSPs and FPGAs now are commercially available which can do the job quite effectively [5] .
MODEL BASED DEVELOPMENT
In this work, the authors have used a Model Based Development platform. This is Small Form factor (SFF) SDR low power tunable equipment. This SFF SDR platform is composed of three boards: RF module, Data Conversion Module, Data Processing Module. The board is illustrated in the Fig. 3 . The SFF SDR platform comes with two board support packages -Board Software Development Kit (BSDK) and Model Based Development kit (MBDK). The BSDK allows users to quickly become fully functional developing C, C++, or assembly language codes for the DSP and GPP, or HDL code for the FPGA by giving users an understanding of all the platform"s major interfaces such as VPSS, audio codec, data Unlike the SDR development platforms on the market, the SFF SDR development platform is a hybrid hardwaresoftware system that supplies the necessary full-signal chain for multi-protocol software defined radios. By separating the base-band, IF, and RF from one another as distinct modules (rather than maintaining a single, fixed architecture), developers can extend their radio development capabilities and optimize costs and power consumption. The SFF SDR development platforms can be used to perform four types of development -FPGA, DSP, GPP, and Model based (combination of the above three). This paper describes model based development using this platform, though only FPGA and DSP are exploited [18] . The FPGA is Xilinx Virtex4 SX35 and the DSP is TI C64x+.
As can be seen from Fig. 4 [19] , the traditional design involves three processes before production, often performed by three distinct groups. These processes are linked to each other as shown by arrows. Because of this it takes much more time in the final outcome at the production stage. On the other hand in the model based system design, all these three processes are performed by a single group as shown in Fig. 5 [19] . Hence, a substantial amount of the design and development time is saved [19] . 
RECONFIGURABLE TRANSCEIVER ARCHITECTURE
The whole system for the transceiver is designed and developed in two parts, Front-End Module and the Back-End Module. The front end module is where all the control of the DACs, ADC, and RF reside. The back end module is where almost all of the baseband processing of the transceiver in the form of forward error correction, interleaving and deinterleaving [20] , modulation and de-modulation [18] , and detection is performed. The front end is the DSP model and the back-end is the FPGA model. Both these models collectively form the transceiver. The front and the back end models are illustrated in Fig. 6(a) & (b) respectively.
Front End Model
The front model is the model where the DAC, ADC, RF control resides. It is called front end model because of this reason. As can be seen from the front end model in Fig. 6 (a) , the audio codec interface digitizes the analog signal which is given to the "line-in" jack of the data processing module. Each sample is 32-bits. Each of these samples is then passed on to the back-end through a Video Processing Sub System (VPSS) interface for the baseband processing. After the baseband processing in the receiver portion of the system, the generated 32-bit samples are sent back to the front end through VPSS interface for converting it back to analog audio through the audio codec interface which is forwarded to the "line-out" jack of the data processing module which is connected to speaker for listening. The modulator, demodulator and the real time results will be described in the following sections.
Back End Model
The back-end model is where almost all the baseband data processing is done. The various processes involved are Block Coding, Interleaving, P/S conversion, Modulation, DeModulation, Detection, De-Interleaving, Block Decoding, S/P conversion. The Block Coding / Block DeCoding used is extended (7,4) Block Codes or (8,4) Block Codes [24] . An 8x8 Interleaver / De-Interleaver is implemented. The Modulation and Demodulation / Detection are described in the next two sections.
MODULATOR
The modulator for the system is illustrated in Fig. 7 . Here there is a subsystem named Custom_Register which takes the button selection input from the front-end as shown in Fig. 6 (a). When a button is pushed, its corresponding output line is set to "1" and the rest of the lines are at "0" state, a signal is generated which is pushed onto the Modulation Select Block. This modulation select outputs a 2-bit word for each MUX4 & MUX5 which outputs the corresponding modulated signal. This is illustrated in Table 1 .
From Table 1 it is clear that if button 2 is pressed, QPSK Modulation will be chosen and the transmitter will transmit the bits using this modulation scheme. When none of the buttons is pressed, the transmitter will transmit BPSK signal. As shown in Fig. 6 (b) the transmitter part consists of all the blocks up to the DAC. From the ADC onwards it is the receiver part. No matter which modulation scheme is selected for transmission of the information, the receiver has to be made intelligent enough to decide which modulation scheme is transmitted and set the receiver to the corresponding demodulation scheme. This will be taken up in the next section which describes the demodulator. From Fig. 7 it is clear that when QAM-256 is selected, there are two channels, cosine and sin for the in-phase (I) and quadrature-phase (Q) respectively. To generate the cosine and sin signals, two Direct Digital Synthesizers (DDS) are employed in the design of the system, one for the cosine and one for the sine. The various amplitude values for the various modulation schemes are depicted in Table 2 . Power is taken to be 2 2 combined for I and Q channels.
As can be seen from Fig. 8 the slice block chooses 4-bit symbol for the "I" channel. Likewise, another slice block chooses 4-bit symbol for the "Q" channel in the sine subsystem. In all there are 8 bits per symbol in the QAM-256 modulation scheme. Since this circuit follows gray coding, the amplitude values are not in order. This is depicted in Table 3 . The amplitude thus selected is multiplied sample by sample with the samples generated by the DDS. Hence, the output is modulated cosine wave. Likewise the process for the sine wave is executed and we get a modulated sine wave. These modulated sine and cosine waves are then pushed onto the two DACs (A & B) as shown in the back-end model in Fig. 6 (b). The next block is ADC which comes under the receiver section which is the next section to be discussed. 
DEMODULATOR
The demodulator subsystem is depicted in the Fig. 9 . As can be seen in the back-end model there is a power select block just after the ADC. The power select block calculates the power of the incoming signal by squaring each sample received and then summing them up after 64 samples are received and dividing by 64. This is depicted in Equation 1. … (1) where x(n) is given by
and represents the samples of the received signal, 64 is the number of samples per cycle of the sine / cosine signals generated by DDS and A n and B n are the amplitudes per sample. Hence, this power P calculated is passed onto the RECEIVE_SEL block which determines which modulation scheme is transmitted and gives a two-bit output for demodulation selection. The receiver takes 64 samples to decide which modulation scheme is transmitted. This is only one cycle of the received signal. Hence, the maximum period there is an error in modulation select is one cycle or 64 samples. Since the frequency of the sine / cosine wave is 1.25 MHz which has 0.8 µs time period. Hence, there can be an error in demodulation for only 0.8 µs. This shows that virtually there is no error in the demodulation. The modulation select according to the power received is depicted in Table 4 . Hence, it can be seen that just by observing the power over one cycle of the sine / cosine signal the modulation scheme is determined. After the decision taken, the corresponding demodulated signal is fed to the detector for detection. Hence, after the detection process, the generated 4 bits each for I (cosine) & Q (sine) channels are concatenated to form an 8-bit symbol and this is pushed onto the S/P converter which converts it into 64-bit word and is fed to Deinterleaver. After this process the resultant 64-bit word is fed to the Block Decoder which strips off the redundant 32 bits and makes necessary bit corrections to give a 32-bit word. This is the data word and is fed back to the front-end through the VPSS interface to be converted back to the analog audio through the AUDIO CODEC interface as can be seen in Fig.  6(a) . This is fed to the speakers for listening. 
REAL TIME RESULTS
The Real-Time results are taken by generating the C and VHDL codes for DSP and FPGA respectively. The code for C language for DSP is generated automatically by Code Composer Studio invoked by Real Time Workshop. The code for VHDL for FPGAs is generated automatically by System Generator. Both these processes are executed from Simulink Environment. After C and VHDL code generation, they are built and compiled into ".out" and ".bit" files respectively and then they are burnt onto the DSP and FPGAs respectively from the Simulink Environment and the circuit becomes operational. Then as an mp3 audio signal is given to the "linein" jack an output is received at the "line-out" jack. The transmitted and received audio waveforms are shown in Fig From these figures it is quite clear that the input and output waveform for all the modulation schemes are similar to each other. The only difference is the small latency and amplitude level which may be due to transmission errors. The quality of the received audio has also been checked through the speakers, and has been found to be satisfactory. Since, the system so designed can detect and correct 1 bit error per 4 data bits transmitted, the total number of errors detected and corrected is 8 per 32-bit word, theoretically. Hence, the BER allowed in this case is roughly 8/32 which is 0.25 or 25 bit errors per 100 bits transmitted. Hence, the system so designed can to a large extent counteract the high BER introduced due to low power transmitted. To get detailed information of the Block Coding / De-Coding, Interleaving / De-Interleaving the readers are advised to consult [20] where the authors have described the FEC in detail. But despite the FEC and interleaving / de-interleaving there are some errors which pass through undetected or corrected. Because of these errors there is certain noise in the received signal. The channel used in this work is Additive White Gaussian Noise (AWGN) channel. Moreover, the circuit implemented in this work saves considerable amount of resources both in the form of DSP48s and FPGA chip area (slices) as shown in Table 5 . This table clearly shows that the reconfigurable hardware (shown in second last column) gives rise to resource saving compared to all the modulation schemes taken separately. The SliceM parameter in the table occupies exactly 50 % of the total number of slices and it stores the parameters such as Look Up table, Multiplexers, Shift Registers and responsible for high speed arithmetic operation like addition and subtraction etc. The total field signifies the total number of the resources shown in the feature column. 
CONCLUSIONS
The dynamically reconfigurable transceiver has been successfully designed and implemented in this work on a model based development platform for SDR. The circuit is tested in real time mode and is found to be working satisfactorily. The work has demonstrated a considerable amount of saving in the FPGA chip area. Moreover, the model based development is a new way of development which saves a considerable amount of time in the form of design, implementation and testing.
